By Topic

Holistic Design of Multiple-Core Architectures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Tullsen, D.M. ; Univ. of California, San Diego, CA, USA

In recent years, the processor industry has moved from a uniprocessor focus to increasing numbers of cores on chip. But we cannot view those cores in the same way we did when we lived in a uniprocessor world. Previously, we expected each core to provide good performance on virtually any application, with energy efficiency, and without error. But now the level of interface with the user and the system is the entire multicore chip, and those requirements need only be met at the chip level-no single core need meet them. This provides the opportunity to think about processor architecture in whole new ways.

Published in:

Parallel and Distributed Computing, 2008. ISPDC '08. International Symposium on

Date of Conference:

1-5 July 2008