By Topic

Minimum denominator-multiplier pipelined recursive digital filters

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Soderstrand, Michael A. ; Dept. of Electr. & Comput. Eng., California Univ., Davis, CA, USA ; de la Serna, A.E.

Recursive digital filters implemented in direct form, transpose direct form, or cascade form can be pipelined with a new minimum denominator-multiplier (MDM) algorithmic transformation pipelining technique that permits hybrid pipelined solutions between the clustered look-ahead and scattered look-ahead techniques introduced by Parhi and Messerschmitt (1989). The new MDM technique makes use of asymmetrical scattering, in addition to symmetrical scattering, to achieve stable pipelined recursive digital filters which in most cases have substantially fewer added multipliers but in no case will have more added multipliers than the clustered look-ahead or scattered look-ahead techniques. Furthermore, the MDM technique always results in a minimum number of denominator multipliers resulting in a stable pipelined recursive digital filter which in nearly every case has fewer multipliers than the minimum order augmentation technique recently introduced by Lim and Liu (1992). Most importantly, the MDM technique provides a unified approach to pipelining recursive digital filters that 1) guarantees the minimum number of denominator multipliers for stability, 2) usually provides substantial reduction in the number of required multipliers compared to any other approach, and 3) reduces to any one of the other approaches if that approach results in a minimum denominator-multiplier realization

Published in:

Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on  (Volume:42 ,  Issue: 10 )