A Systematic Approach to Memory Test Time Reduction | IEEE Journals & Magazine | IEEE Xplore