By Topic

Built-in Self-Test and Fault Diagnosis for Lab-on-Chip Using Digital Microfluidic Logic Gates

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Yang Zhao ; Dept. of Electr. & Comput. Eng., Duke Univ., Durham, NC ; Tao Xu ; Chakrabarty, K.

Dependability is an important system attribute for microfluidic lab-on-chip. Structural test and functional test are needed to detect defects and malfunctions, respectively. Previously proposed techniques for reading test outcomes and for pulse-sequence analysis are cumbersome and error-prone. We present a built-in self-test (BIST) method for digital microfluidic lab-on-chip. This method utilizes digital microfluidic logic gates to implement the BIST architecture; AND, OR and NOT gates are used to compress test-outcome droplets into one droplet signature. This approach obviates the need for capacitive sensing test-outcome circuits for analysis. An efficient diagnosis method based on a microfluidic encoder is also proposed to locate a single defective electrode in a microfluidic array. Finally, reconfiguration is used during test and diagnosis to enable BIST with low area overhead.

Published in:

Test Conference, 2008. ITC 2008. IEEE International

Date of Conference:

28-30 Oct. 2008