By Topic

Critical address aligning issues in real time DSP image processing system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Jin Wei ; Radar Technology Research Laboratory, Beijing Institute of Technology, China ; Teng Long

This paper focuses on the critical address aligning issues in real time DSP image processing system. SAD and byte array moving operation which are quite sensitive to the address aligning issues are discussed thoroughly, and get well solved. At the end of the paper, we present an optimized design and implementation of the template matching real time image processing system based on the high performance TigerSHARC DSP COTS module and the solution of severe address aligning issues.

Published in:

2008 9th International Conference on Signal Processing

Date of Conference:

26-29 Oct. 2008