By Topic

VLSI implementation of CAVLC decoder with power Optimized for H.264/AVC video decoding

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Guanghua, Chen ; Minist. of Educ.&Microelectron. R&D Center, Shanghai Univ., Shanghai ; Liu Ming ; Zhu Jingming ; Ma Shiwei
more authors

This paper presents an efficient method of the contest-based adaptive variable length code (CAVLC) decoder with power Optimized for H.264/AVC standard. In the proposed design, according to the regularity of the codewords, the first 1 detector is used to solve the problem that the traditional method of table-searching has low efficiency and high power dissipation. Considering the relevance of the data used in the process of RunBeforepsilas decoding, arithmetic operation is combined with FSM, which achieves higher decoding efficiency. According to the CAVLC decoding flow, clock gating is employed in module level and register level respectively, which reduce 43% dynamic power dissipation. The proposed design can decode every syntax element in one clock cycle. When the proposed design is synthesized at clock constraint of 100 MHz, the synthesis result shows that the design costs 11300 gates under a 0.25 um CMOS technology, which meets the demand of real time decoding in H.264/AVC standard.

Published in:

Signal Processing, 2008. ICSP 2008. 9th International Conference on

Date of Conference:

26-29 Oct. 2008