By Topic

High speed FIR Filter design based on sharing multiplication using dual channel adder and compressor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Sahoo, S.K. ; Electr. & Electron. Eng. Dept., Birla Inst. of Technol. & Sci., Rajasthan ; Kumar Singh, M. ; Srikrishna

This paper presents a novel architecture for a high speed finite impulse response (FIR) filter. The design of proposed filter is based on a computation sharing multiplier algorithm with reduced addition implementation. The proposed filter is very efficient, as it gives a significant improvement in speed with a reduction in size of adder circuits. The performance of the proposed filter is compared with implementation based on carry save multiplier in 0.13 mum technology. The proposed filter improves speed by approximately 50% with respect to FIR filter implementations based on carry-save multiplier.

Published in:

Signal Processing, 2008. ICSP 2008. 9th International Conference on

Date of Conference:

26-29 Oct. 2008