Cart (Loading....) | Create Account
Close category search window
 

DFT-Based SoC/VLSI IP Protection and Digital Rights Management Platform

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Yu-Cheng Fan ; Dept. of Electron. Eng., Nat. Taipei Univ. of Technol., Taipei ; Jan-Hung Shen

In this paper, the author proposes a novel testing-based system-on-a-chip (SoC)/very large scale integration (VLSI) intellectual property (IP) identification and protection platform in SoC/VLSI design. The principles are established for the development of a new IP identification, protection procedures, and a digital rights management system that depends on the current IP-based design flow. This platform can successfully survive synthesis, placement, and routing and identify the IP core at various design levels. The proposed method has the potential to solve the digital rights management problem in SoC/VLSI design.

Published in:

Instrumentation and Measurement, IEEE Transactions on  (Volume:58 ,  Issue: 6 )

Date of Publication:

June 2009

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.