Skip to Main Content
An ATM VLSI chipset based on pipeline banyan running at 500 Mbit/s per port is discussed. With 1 μm CMOS technology, the control plane chip runs at 80 MHz, and the data plane chip is limited only by gate delay
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.© Copyright 2015 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.