By Topic

LUT-based FPGA Implementation of SMS4/AES/Camellia

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Xianwei Gao ; Beijing Electron. Sci. & Technol. Inst., Beijing ; Erhong Lu ; Li Li ; Kun Lang

The FPGA performance of ciphers mainly includes area and throughput of implementation. In this design, several cryptographic algorithms such as SMS4, AES and Camellia have been implemented to analyze their performance and study the influence of the area with two different LUT-size FPGA devices. This paper uses VHDL to describe circuit function, choose Altera Stratix II and Cyclone II devices to simulation. Feedback structure is chosen to be the implementation structure, which can get balance between speed and area. The implementation results show that compared with 4-LUT of the Cyclone II, the wider look-up tables (LUTs) in the ALMs of Stratix II is more suitable for the encryption functions, and the SMS4 hardware cost is smallest, suitable for the wireless local area network (WLAN) communication need.

Published in:

Embedded Computing, 2008. SEC '08. Fifth IEEE International Symposium on

Date of Conference:

6-8 Oct. 2008