By Topic

Analytical predictions of thermal stress in MOSFETs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
O'Connor, J. ; Aerosp. Corp., El Segundo, CA

The present work contains a discussion of finite-element stress analyses of NMOS devices performed in support of an experimental study of VLSI device reliability. The purpose of the experimental study is to examine the effects of varying line geometry on device performance parameters such as threshold voltage, source-drain breakdown, and substrate current. The purpose of the analytical work is to characterize the residual thermal stresses in the devices for correlation with experimental reliability measurements. The devices consist of a silicon substrate underlying a thermally grown gate oxide, with a polysilicon line structure encapsulated by low-temperature oxide. Plane stress analyses of devices with three line thicknesses were performed. An analogous three-dimensional analysis was performed of one of the plane stress cases in order to show the effect of the plane stress assumption on calculated results. A three-dimensional analysis of the encapsulated structure also was performed. Results indicate that residual stresses in the substrate and gate oxide due to thermal processing are probably high enough to cause degradation or failure of the devices

Published in:

Aerospace Applications Conference, 1995. Proceedings., 1995 IEEE

Date of Conference:

4-11 Feb 1995