By Topic

Auto-zeroed high speed comparator for the column level readout circuit of a CMOS active pixel sensor based detector

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Yan Li ; Texas Instruments DSPs Laboratory, Faculty of Information Engineering, Shenzhen University, 518060, China ; Zhen Ji ; Yavuz Degerli

The detection systems of future high-energy physics experiments need high resolution pixel detectors allowing auto data sparsification. One solution is the CMOS active pixel sensor based detector, which allows integration of chip-level full data processing circuits. Designed for pixel signal readout, a column-level high speed, low-power and fully offset compensated comparator is developed. For an operation frequency of 100 MHz, the resolution is better than 0.5 mV and the residual offset is only 0.15 mVrms. The power dissipation is about 220 muW. The dimension is 25 mum times 300 mum.

Published in:

2008 2nd International Conference on Anti-counterfeiting, Security and Identification

Date of Conference:

20-23 Aug. 2008