By Topic

A Variable-Phase Ring Oscillator and PLL Architecture for Integrated Phased Array Transceivers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)

A variable-phase ring oscillator (VPRO) and phase-locked loop (PLL) architecture is introduced for integrated phased arrays. The architecture eliminates key building blocks such as mixers, phase shifters and power splitters/combiners, allowing for compact and low-power implementations. This paper presents the principles of operation of the architecture in transmit and receive modes, along with a detailed theoretical treatment of critical performance metrics such as linearity and sensitivity. In addition, measured results from a prototype, 24 GHz , 4-channel, phased-array transceiver, implemented in a 0.13 mum CMOS process, are presented.

Published in:

IEEE Journal of Solid-State Circuits  (Volume:43 ,  Issue: 11 )