By Topic

SiP and WLP-CSP Trends: State-of-the-art and future trends

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Yannou, J.-M. ; NXP Semicond., Caen

Wafer-Level Chip-Scale-Packaging (WLCSP) and System-in-Package (SiP) integration recently confirmed themselves as two long lasting increasing trends of the semiconductor industry. Even though they are driven by the same motivations of miniaturization and performance enhancement, they still follow parallel tracks, and rarely mix with one another in products. However, there is evidence that once reliability as well as some cost issues will be overcome thanks to innovation, future products will benefit from their combined differentiated advantages. We will present the state-of-the-art of both WLCSP and SiP, and we will then make clear under which conditions both these trend can be combined with cumulative benefits. We will then show new innovation trends aiming at fulfilling these conditions. Last, a few applications combining the benefits of WLCSP and SiP will be listed.

Published in:

Electronics System-Integration Technology Conference, 2008. ESTC 2008. 2nd

Date of Conference:

1-4 Sept. 2008