By Topic

PMChip: an ASIC dedicated to pipelined read out and trigger systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Lai, A. ; Dipartimento di Fisica, Cagliari Univ., Italy ; Musa, L.

We describe a custom VLSI circuit, which is the main component of the read out system for some of the detectors of the NA48 experiment at the CERN SPS. Such a readout system is conceived to be completely dead time free and is based on a pipelined architecture. Our ASIC contains an 8 k circular memory, where data from ADC cards are stored continuously and can be retrieved after the time needed by the global trigger to make its decisions. It also contains a 256 locations output buffer for triggered data. The whole memory control logic has been integrated inside the ASIC. The VLSI approach allows us to implement a number of very useful features which could not be possible on a discrete component system

Published in:

Nuclear Science, IEEE Transactions on  (Volume:42 ,  Issue: 4 )