Skip to Main Content
A parallel processing architecture for sampling rate conversion in all-digital receiver is proposed in this paper. According to the time shifting property of the FT, the DFT of the desired output samples can be evaluated by the input samples. And the DFT-like transform in this constructed expression can be fast computed by the famous butterfly structure. To overcome the inherent saddle error of this approach, an overlapping input signal strategy is given.