By Topic

Low-noise CMOS signal processing IC for interpolating cathode strip chambers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
O'Connor, P. ; Brookhaven Nat. Lab., Upton, NY, USA

A CMOS circuit for obtaining precision amplitude and timing information from the cathodes of a proportional chamber with interpolating cathode strips has been developed. The chip performs charge amplification, shaping, analog storage and multiplexing, and generates a prompt timing pulse which can be used for trigger purposes. Novel features of the IC include: preamplifier optimized for large (40-250 pF) detector capacitance, digitally programmable gain and bandwidth of the fourth-order shaper, and an array of on-chip capacitors and switches for injecting charge for calibration. Noise is less than 1500 RMS electrons with an input capacitance of 100 pF using bipolar 550 nsec shaping. Linearity is better than 0.8% over a dynamic range of 1500:1. The constant fraction discriminator has a time walk of ±2.5 nsec over the range 10-500 fC. Power dissipation is 50 mW per channel

Published in:

Nuclear Science, IEEE Transactions on  (Volume:42 ,  Issue: 4 )