By Topic

Implementing Sparc in ECL

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Brown, E.W. ; Sun Microsyst. Inc., Mountain View, CA, USA ; Agrawal, A. ; Creary, T. ; Klein, M.F.
more authors

A joint development project that implemented Sun Microsystems' scalable processor architecture (Sparc) with Bipolar Integrated Technology's bipolar emitter-coupled logic (ECL) is described. The authors review both ECL technology and the features of BIT's ECL technique and discuss how board and cache considerations influenced the chip designs. Also discussed are the integer unit pipeline, system interface signals, and coprocessor interface. The chip set, now completed, performs at a level equal to large mainframe computers and approaches that of today's supercomputers.<>

Published in:

Micro, IEEE  (Volume:10 ,  Issue: 1 )