By Topic

Hierarchical and adaptive finite-element reduction-recovery method for large-scale power and signal integrity analysis of high-speed IC and packaging structures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Gan, H. ; Sch. of Electr. & Comput. Eng., Purdue Univ., West Lafayette, IN ; Qing He ; Dan Jiao

This paper proposes a hierarchical and adaptive finite-element reduction-recovery method for power and signal integrity analysis of high-speed IC and packaging structures. This method rigorously reduces the matrix of a multilayer system of O(N) to that of a single-cell one of O(1) regardless of the original problem size. More important, the matrix reduction is achieved analytically, and hence the CPU and memory overheads are minimal. In addition, the reduction preserves the sparsity of the original matrix. As a result, the matrix factorization cost of the proposed method is reduced to a constant. The CPU cost at each time step scales linearly with the number of unknowns to be recovered. Furthermore, an adaptive reduction-recovery scheme is developed to perform reduction and recovery in the active layers only, and hence further reducing the complexity of the proposed method. Numerical and experimental results demonstrate its performance.

Published in:

Electrical Performance of Electronic Packaging, 2008 IEEE-EPEP

Date of Conference:

27-29 Oct. 2008