By Topic

A PLL with loop bandwidth enhancement for low-noise and fast-settling clock recovery

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Roche, J. ; Atmel, Zone industriel Rousset, Rousset ; Rahadjandrabey, W. ; Zady, L. ; Bracmard, G.
more authors

A new adaptation scheme for low noise and fast settling 50 MHz analog phase-locked loop (PLL) is presented. According to the locking status, an extended loop bandwidth enhancement is achieved by the adaptive contol on the charge pump current. First of all, when the phase error is large, such as in the locking mode, the PLL increases the loop bandwidth and achieves fast locking. On the other hand, when the phase error is small, this PLL decreases the loop bandwidth and minimizes output jitters. The relationships of performance aspects to design variables are presented and the basic tradeoffs of the new concept are discussed. A circuit implementation of the adaptive PLL is described in detail and simulation result of a 50 MHz PLL in a 0:15 mum CMOS technology is presented.

Published in:

Electronics, Circuits and Systems, 2008. ICECS 2008. 15th IEEE International Conference on

Date of Conference:

Aug. 31 2008-Sept. 3 2008