Referenced Items are not available for this document.
This paper introduces a new multilevel converter topology that has many steps with fewer power electronic switches. The proposed circuit consists of series-connected submultilevel converters blocks. The optimal structures of this topology are investigated for various objectives, such as minimum number of switches and capacitors, and minimum standing voltage on switches for producing maximum output voltage steps. A new algorithm for determination of dc voltage sourcespsila magnitudes has also been presented. The proposed topology results in reduction of the number of switches, losses, installation area, and converter cost. The operation and performance of the proposed multilevel converter has been verified by the simulation and experimental results of a single-phase 53-level multilevel converter.
Published in:
Power Electronics, IEEE Transactions on
(Volume:23
,
Issue:
6
)
Date of Publication: Nov. 2008
- Page(s):
- 2657 - 2664
- ISSN :
- 0885-8993
- INSPEC Accession Number:
- 10370067
- Digital Object Identifier :
- 10.1109/TPEL.2008.2005192
- Product Type:
- Journals & Magazines
- Date of Publication :
- 17 November 2008
- Date of Current Version :
- 22 December 2008
- Issue Date :
- Nov. 2008
- Sponsored by :
- IEEE Power Electronics Society
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
