Cart (Loading....) | Create Account
Close category search window

RF Power Amplifier IC with Low Memory Effect, Reduced Low Frequency Gain Peak and Isolated Temperature Tracking Circuitry

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Bagger, R. ; Ericsson AB, Wide Band Radio, Stockholm ; Olsson, H.

A highly linear wideband power amplifier IC with low memory effect for W-CDMA applications is presented utilizing Si LDMOS process technology. The IC was optimized to reduce typical low frequency gain peak often observed in LDMOS power devices. Topology of the interstage matching contributes to reduction of the electrical memory effect to specification level of maximum 2 dB imbalance over power between upper and lower Adjacent Channel Power Ratio when using II-tone wideband modulated signal. The on-chip temperature compensation circuitry tracks the active device temperature characteristic without degradation of the linearity or worsens the memory effect. The measured gain of the IC was 28.5 dB and 3-dB bandwidth of 600 MHz around 2100 MHz was achieved. The IC attained -50 dBc ACPR at 5 W output power. At power level of 45 W and IMD3 = -30 dBc (two-tone) the IC exhibited power densities in excess of 469 mW/mm, in which matching losses were included. The IC demonstrated state-of-the-art RF power performance in terms of good linearity, low memory effects, well-suppressed low frequency gain peak and temperature tracking without linearity and IMD balance degradation.

Published in:

Compound Semiconductor Integrated Circuits Symposium, 2008. CSIC '08. IEEE

Date of Conference:

12-15 Oct. 2008

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.