By Topic

A 20Gb/s SerDes transmitter with adjustable source impedance and 4-tap feed-forward equalization in 65nm bulk CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
R. A. Philpott ; Special Purpose Processor Development Group, Mayo Clinic, Rochester, MN 55905, U.S.A. ; J. S. Humble ; R. A. Kertis ; K. E. Fritz
more authors

The design and wafer probe test results of a 20 Gb/s Source-Series Terminated SerDes transmitter are presented. The integrated circuit, fabricated in a 65 nm bulk CMOS technology, transmits pre-emphasized data through the use of a 4-tap feed-forward equalizer. Transmitter output impedance is adjustable from 45 to 55 ohms. A power consumption of 167 mW at 1.1 V was measured at a transmit rate of 20 Gb/s.

Published in:

2008 IEEE Custom Integrated Circuits Conference

Date of Conference:

21-24 Sept. 2008