By Topic

45nm high-k + metal gate strain-enhanced CMOS transistors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Auth, C. ; Logic Technol. Dev., Intel Corp., Hillsboro, OR

At the 45 nm technology node, high-k + metal gate transistors were introduced for the first time on a high-volume manufacturing process [1]. The introduction of a high-k gate dielectric enabled transistors with a 0.7x reduction in Tox (electrical gate oxide thickness) while reducing gate leakage 1000x for the PMOS and 25x for the NMOS transistors. Dual-band edge workfunction metal gates were introduced, eliminating polysilicon gate depletion and providing compatibility with the high-k gate dielectric. High-k + Metal gates have also been shown to have improved variability at the 45 nm node [2]. In addition to the high-k + metal gate, the 35 nm gate length CMOS transistors have been integrated with a third generation of strained silicon and have demonstrated the highest drive currents to date for both NMOS and PMOS. An SRAM cell size of 0.346 mum2 has been achieved while using 193 nm dry lithography. High yield and reliability has been demonstrated on multiple single, dual-, quad- and six-core microprocessors.

Published in:

Custom Integrated Circuits Conference, 2008. CICC 2008. IEEE

Date of Conference:

21-24 Sept. 2008