Referenced Items are not available for this document.
A new architecture is presented for a sinc2(f) filter intended to sample channels of varying bandwidth when surrounded by blockers and adjacent bands. The sample rate is programmable from 5 to 40 MHz, and aliases are suppressed by 45 dB or more. The noise and linearity performance of the filter is analyzed, and the effects of various imperfections such as transconductor finite output impedance, interchannel gain mismatch, and residual offsets in the channels are studied. Furthermore, it is proved that the filter is robust to the clock jitter. The 0.13- mum CMOS circuit consumes 6 mA from a 1.2-V supply.
Published in:
Circuits and Systems I: Regular Papers, IEEE Transactions on
(Volume:56
,
Issue:
7
)
Date of Publication: July 2009
- Page(s):
- 1513 - 1524
- ISSN :
- 1549-8328
- INSPEC Accession Number:
- 10811860
- Digital Object Identifier :
- 10.1109/TCSI.2008.2007062
- Product Type:
- Journals & Magazines
- Date of Publication :
- 11 November 2008
- Date of Current Version :
- 07 July 2009
- Issue Date :
- July 2009
- Sponsored by :
- IEEE Circuits and Systems Society
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
