By Topic

Architecture of a Power-Gated Wireless Sensor Node

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Panic, G. ; IHP GmbH, Frankfurt (Oder) ; Dietterle, D. ; Stamenkovic, Z.

In this paper we investigate the benefits of power gating in wireless sensor nodes operating at a very low duty cycle. It is shown that the static power loss in such a node is significant portion of the total power consumption. Therefore, we have defined power-gated wireless sensor node architecture and developed a power gating mechanism to reduce the static power loss of its functional blocks. The new node architecture, its components and power gating mechanism are described in detail.

Published in:

Digital System Design Architectures, Methods and Tools, 2008. DSD '08. 11th EUROMICRO Conference on

Date of Conference:

3-5 Sept. 2008