By Topic

A Variable Length Vector Pipeline Architecture Design Methodology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Kambe, T. ; Dept. of Electr. & Electron. Eng., Kinki Univ., Higashi-Osaka ; Saituji, M.

The architecture design phase is one of the most important steps in the system LSI development process. In this paper, we propose a C-based pipeline architecture design methodology and apply it to the design of the output probability computation circuit for a real time speech recognition system. Several variable length vector pipeline architectures accelerated by loop optimization, memory access optimizations, and application-specific circuit design were implemented to calculate the hidden Markov model (HMM) output probability at high speed and their performances evaluated.

Published in:

Digital System Design Architectures, Methods and Tools, 2008. DSD '08. 11th EUROMICRO Conference on

Date of Conference:

3-5 Sept. 2008