By Topic

Modeling and Fabrication of ZnO Nanowire Transistors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Steve J. Pearton ; Dept. of Mater. Sci. & Eng., Florida Univ., Gainesville, FL ; David P. Norton ; Li-Chia Tien ; Jing Guo

ZnO is attracting attention for application in transparent nanowire (NW) transistors because of the ease of synthesis of ZnO nanostructures, their good transport properties, the availability of heterostructures, and the possibility for optoelectronic integration. A variety of both top and bottom gate n-type ZnO NW transistors have been reported, showing generally high on/off ratios (104 - 107), subthreshold voltage swings of 130-300 mV/dec, and excellent drain-current saturation. Much higher electron mobilities and improved device stability are found when surface passivation is employed, pointing to the importance of controlling surface charge density. Simulations show that defects such as grain boundaries lead to a decrease of drain current. While the dc characteristics of such devices are generally reasonable, there have been no reports of the RF or high-speed switching performance. Additional work is needed on optimized gate dielectrics, reliability, and functionality of ZnO NW transistors.

Published in:

IEEE Transactions on Electron Devices  (Volume:55 ,  Issue: 11 )