By Topic

Automatic Fault Handling on Coarse Grain Reconfigurable Computing Architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Liguo Song ; Beijing Inst. of Micro-Electron. Technol., Beijing

Conventional circuit design exploits device characteristics with a certain temperature/radiation range. Beyond this condition, the circuit may be damaged. For Evolvable Hardware (EHW), although one or more elements may be damaged, its function can be recovered by utilizing residual resource. In EHW, an additional DSP (digital signal processor) is usually used as a controller, which runs some algorithms for a long time to find a way to handle fault. This paper describes a new evolvable coarse grain re-configurable platform currently under development. This platform differs significantly from previous efforts, in that it has a coarse-grained, signal-flow architecture oriented towards implementing multi-media and stream-media. If some fault occurs, it can quickly find out which element is in error and automatically running recovery program to come back to its previous function.

Published in:

Natural Computation, 2008. ICNC '08. Fourth International Conference on  (Volume:7 )

Date of Conference:

18-20 Oct. 2008