By Topic

Characterization of the Back Interface in Strained-Silicon-on-Insulator Channel and Enhancement of Electrical Properties by Heat Treatment

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Myung-Ho Jung ; Dept. of Electron. Mater. Eng., Kwangwoon Univ., Seoul ; Kwan-Su Kim ; Won-Ju Cho

The electrical characteristics of thin strained-silicon-on-insulator (sSOI) wafers were evaluated, and the effects of annealing processes on the back interface states of sSOI wafers were analyzed by using the back-gated (BG) metal-oxide-semiconductor field-effect-transistor structure. The electrical characteristics of the BG MOSFET fabricated on sSOI wafers were superior to that of conventional SOI wafers. However, the rapid thermal annealing (RTA) process induced significant degradations by increasing the back interface states between the strained-Si thin channel and the buried oxide layer. On the other hand, the conventional furnace annealing process at 500degC in a nitrogen (N2) ambient was effective for reducing the RTA-induced back interface states, and the performances of the BG sSOI MOSFET annealed in N2 ambient were significantly improved.

Published in:

IEEE Electron Device Letters  (Volume:29 ,  Issue: 12 )