By Topic

Analysis of Clock Jitter in Continuous-Time Sigma–Delta Modulators

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Vasudevan, V. ; Electr. Eng. Dept., Indian Inst. of Technol., Chennai

One of the factors limiting the performance of continuous-time sigma-delta modulators (CTSDMs) is clock jitter. This jitter can be classified as synchronous and accumulated/long-term jitter. A clock that is derived from a phase-lock loop contains both types of jitter. In this paper, we present a framework that can be used to obtain the output spectrum in the presence of jitter, either synchronous or accumulated or a combination of both. First, a general expression for the output power spectral density (PSD) of the CTSDM in the presence of clock jitter is derived. Based on this, analytical expressions for the output PSD are obtained for particular cases of synchronous and long-term jitter. These are validated against behavioral simulations.

Published in:

Circuits and Systems I: Regular Papers, IEEE Transactions on  (Volume:56 ,  Issue: 3 )