Cart (Loading....) | Create Account
Close category search window
 

Gate controlled vertical-lateral NPN bipolar transistor in 90nm RF CMOS process

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

9 Author(s)
Zhiming Feng ; RFMD Scotts Valley Design Center, Scotts Valley, CA ; Shuo-Mao Chen ; Xie, C. ; Yan Cui
more authors

A new gate controlled bipolar transistor is introduced in this paper which combines the lateral and vertical bipolar effect in standard NMOS device in a 90 nm triple well process technology. A current gain of more than 200, cut off frequency of about 7 GHz, and lower flicker noise compared with CMOS devices were achieved without any change to process and/or introduction of any extra masking step. The impact of gate length, the role of vertical and lateral NPN components, and effect of emitter area on operation of this device are discussed.

Published in:

Bipolar/BiCMOS Circuits and Technology Meeting, 2008. BCTM 2008. IEEE

Date of Conference:

13-15 Oct. 2008

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.