By Topic

Automatic contexts switch in loop pipeline for embedded coarse-grained reconfigurable processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Sudong Yu ; Tsinghua National Laboratory for Information Science and Technology, Institute of Microelectronics, Tsinghua University, Beijing 100084, China ; Leibo Liu ; Shaojun Wei

This paper proposes a novel technique of contexts (configure information) switch scheme in the loop pipeline, which effectively reduces the reconfigure time and speedup the application. The target architecture is an embedded coarse-grained reconfigurable processor, which consists of a general processor and a coarse-grained reconfigurable cell array (RCA). The technique focuses on the kernel loop body which is bigger than RCA and makes sure each line of context is switched in order without interrupting the regular execution. The proposed technique has been verified in REMUS (reconfigurable multi-media system) with the integer discrete cosine transform (DCT) and the motion estimation (ME) of H.264 baseline. 3.5 times of performance increase has been achieved compared with the traditional reconfigurable processor PipeRench, MorphoSys and TI DSP TMS320DM642.

Published in:

Communications, Circuits and Systems, 2008. ICCCAS 2008. International Conference on

Date of Conference:

25-27 May 2008