Skip to Main Content
This paper demonstrates a 0.8-V, 9-bit, 20-MS/s pipelined ADC with only 0.58 pJ-Volts/step. A novel circuit architecture which merges opamp-sharing with loading-free structure is proposed. Such mechanism effectively reduces the number of opamps as well as the capacitive loading. In addition, an inverse-flip-around sample-and-hold with unity-feedback factor is employed which further reduces the power consumption. Simulation results using a 0.18 mum CMOS 1P6M process demonstrate the power consumption of this pipelined ADC is 4.5 mW which amounts to a figure-of-merit of 0.58 pJ-Volts/step.