By Topic

Device Verification Testing of High-Speed Analog-to-Digital Converters in Satellite Communication Systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Seokjin Kim ; Dept. of Electr. & Comput. Eng., Univ. of Maryland, College Park, MD ; Radmil Elkis ; Martin Peckerar

This paper presents a step-by-step sequence of operations for the dynamic performance testing of a high-speed analog-to-digital converter (ADC) using on-chip digital demultiplexing and clock distribution. Demultiplexed digital outputs are postprocessed and fed into a computer-aided ADC performance characterization tool. The described methodology reduces test costs and overcomes many test hardware limitations. The problems of high-sampling-rate ADC testing are described. As our focus is on RF communication system applications, we emphasize the measurement of intermodulation distortion (IMD) and effective resolution bandwidth (ERB). Accurate gain and phase matching are also of critical importance. As Fourier analysis is an important component of characterization, we address the issue of automated sample window adjustment to eliminate leakage and false spur generation. A 6-bit 800 MSample/s dual-channel SiGe-based ADC is used as a target example.

Published in:

IEEE Transactions on Instrumentation and Measurement  (Volume:58 ,  Issue: 2 )