By Topic

Multimemory block structure for implementing a digital adaptive filter using distributed arithmetic

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
C. -H. Wei ; National Chiao Tung University, Department of Electronics Engineering, Institute of Electronics, Hsinchu, Republic of China ; J. -J. Lou

A new structure of adaptive transversal filters with a large number of taps is described. It is based on the use of the distributed-arithmetic technique without any multiplier in the realisation of the filter function. In this structure, the N filter taps are divided into M blocks, each with R taps. These M blocks operate simultaneously and thus achieve a high-speed signal processing capability. This type of adaptive filter can easily be implemented by using microprocessor or transistor-transistor logic integrated circuits. A simplified hardware prototype module suitable for 8- and 16-point transversal adaptive filters, using microprocessor and simple peripheral interface circuitry, is presented. Results from this prototype demonstrate the basic feasibility of this structure for implementing digital adaptive filters with a large number of taps.

Published in:

IEE Proceedings G - Electronic Circuits and Systems  (Volume:133 ,  Issue: 1 )