By Topic

Systolic implementations for deconvolution, DFT and FFT

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Willey, T. ; Hewlett-Packard Limited, Research & Development Department, South Queensferry, UK ; Chapman, R. ; Yoho, H. ; Durrani, T.S.
more authors

The paper presents a number of systolic configurations for computing deconvolutions and discrete Fourier transformations. Two approaches to deconvolution are considered: a time-domain approach, which is based on a systolic inversion of an associated Toeplitz matrix, generated by a wavefront propagation of the known system response, while the other approach, which is in the frequency domain, utilises systolic discrete Fourier transform (DFT) and fast Fourier transform (FFT) processors. The latter employs a systolic elevator concept, which circumvents the traditional need for global communications in the FFT. Aspects of hardware implementation and speed trade-offs are also discussed.

Published in:

Communications, Radar and Signal Processing, IEE Proceedings F  (Volume:132 ,  Issue: 6 )