Cart (Loading....) | Create Account
Close category search window
 

Designs of parasitic tolerant switched-capacitor filters using unity-gain buffers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Raut, R. ; Canadian Astronautics Ltd., Ottawa, Canada ; Bhattacharyya, B.B.

Designs of second-order sampled-data filters, bilinearly equivalent to their analogue counterparts, are presented using unity-gain amplifiers (UGAs) and switched capacitors (SCs). The number of UGAs, capacitors and switches is comparable to the number of operational amplifiers (OAs), capacitors and switches in designs that employ OAs as infinite-gain amplifiers. Consequently, the proposed designs should offer significant potential savings of the substrate area in monolithic fabrications compared with designs based on OAs. Further, the UGA-based designs should extend the frequency range of applications of the SC filters. Realisations are bottom-plate parasitic insensitive. The effect of the top-plate parasitic capacitances has also been studied in detail, and an algorithm to yield a parasitic tolerant design along with minimum total capacitance has been proposed. The effect of the offset voltages in the UGAs on the filter response has been examined and guidelines given to minimise its effect. Extensive numerical simulations on a computer have revealed that filters derived from the proposed designs are compatible with the state of the art in IC MOSFET technology. In the absence of MOS IC fabrication facilities, experimental tests were conducted using discrete components and UGAs realised from OAs. Results of numerical simulations and experimental tests closely agree with each other.

Published in:

Electronic Circuits and Systems, IEE Proceedings G  (Volume:131 ,  Issue: 3 )

Date of Publication:

June 1984

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.