By Topic

A multilevel systolic approach for fuzzy inference hardware

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
L. de Salvador ; Tech. Group on Hardware & Adv. Control, Nat. Inst. of Aerosp. Technol., Madrid, Spain ; J. Gutierrez

Our digital fuzzy processor's main features are high throughput, performance independent of fuzzy-model size, high design parameter flexibility, Max-Min inference, and ability to handle a large number of complex rules without loss of efficiency. We carried out circuit development using a VHDL simulator, with European Silicon Structures' 1-μm standard cells. We have achieved performance results of over 10-million fuzzy logical inferences per second.

Published in:

IEEE Micro  (Volume:15 ,  Issue: 5 )