By Topic

Dynamically reconfigurable vector-slice processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Greenshields Ian, R. ; University of Connecticut, Department of Electrical Engineering & Computer Science, Storrs, USA

The paper is an exposition of some of the design principles involved in the development of a dynamically reconfigurable vector-slice processor. Implementable in terms of commercially available VLSI components, the reconfigurable processor is designed to meet the requirements of the numerical user who can avail himself of a tradeoff between parallel activity and numerical accuracy. To this end, the processing heart of the system can be dynamically altered by the user to enter one of a number of predefined configuration states, each one of which represents an altered level of parallelism balanced against the width of each parallel subprocessor in the configuration. The paper describes, in some detail, the structure of the processor in terms of both its control and data paths.

Published in:

Computers and Digital Techniques, IEE Proceedings E  (Volume:129 ,  Issue: 5 )