By Topic

Reconfigurable computer architectures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
S. K. Mehra ; Worcester Polytechnic Institute, Department of Electrical Engineering, Worcester, USA ; J. C. Majithia

A survey of reconfigurable computer architectures is presented. This shows two distinct trends: data-flow architectures and dynamic architectures. If a broad classification of programs based on two kinds of parallelism in programs, i.e. instruction and data, is adopted, then a pooled-resource reconfigurable multiprocessor (PRRMP) system can be evolved. The salient features of such a system, including hardware and software aspects, are discussed in this paper.

Published in:

IEE Proceedings E - Computers and Digital Techniques  (Volume:129 ,  Issue: 4 )