By Topic

A new compensation strategy reducing voltage/current distortion in PWM VSI systems operating with low output voltages

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Jong-Woo Choi ; Sch. of Electr. Eng., Seoul Nat. Univ., South Korea ; Seung-Ki Sul

In a voltage-fed PWM inverter, the relation between the reference voltage and the output voltage is nonlinear due to the dead time effect and the voltage drop of the switching devices. The nonlinear voltage distortion invokes serious problems such as current waveform distortion and deterioration of the performance. Especially, the clamping of current around the zero crossing point is the most serious problem in the low-frequency region. In this paper, the analysis of the zero current clamping phenomenon is discussed. From this analysis, a novel distorted voltage compensation method which eliminates zero current clamping is presented. Experimental results are also presented to demonstrate the validity of the proposed method

Published in:

Industry Applications, IEEE Transactions on  (Volume:31 ,  Issue: 5 )