We are currently experiencing intermittent issues impacting performance. We apologize for the inconvenience.
By Topic

Statistical exploration approach to design centring

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Soin, R.S. ; Philips, Research Laboratories, Redhill, UK ; Spence, R.

This paper addresses the problem of design centering; that is, the maximisation of manufacturing yield by suitable choice of nominal component parameter values while the tolerances and form of the probability density function of the parameters are assumed fixed. In the technique discussed, Monte Carlo analysis is performed for a particular set of nominal values. The results of the analysis are then used both to estimate yield and to choose new nominal values which are expected to increase yield. The procedure is repeated until no further increases in yield occur. The heuristic algorithm employed is based on the relative positions, in component space, of the centres of gravity of the pass and fail circuits as identified by the Monte Carlo analysis. The effectiveness of the procedure is illustrated for a number of circuit examples ranging from seven to forty-three toleranced components. Experience strongly suggests that the number of iterations required is independent of dimensionality (the number of toleranced components). Unlike other methods of design centering, the method does not require assumptions regarding the convexity or connectivity of the region of acceptability. Finally, to moderate the computational cost of iteratively performing Monte Carlo analysis, special sampling schemes are employed which reduce the number of sample circuits required to be analysed by each Monte Carlo analysis.

Published in:

Electronic Circuits and Systems, IEE Proceedings G  (Volume:127 ,  Issue: 6 )