By Topic

Simulation of highvoltage power switching transistors under forced gain and inductive load turn-off conditions

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
D. J. Roulston ; University of Waterloo, Electrical Engineering Department, Waterloo, Canada ; J. -B. Quoirin

Computer simulation under static conditions is performed to compare gain and saturation voltage with collector current for a power switching transistor for which process data had been measured. The transistor simulation is then carried out for a range of static solutions to generate look-up tables forming the circuit CAD model. A circuit analysis program is then used to examine the variation of current density with time within the transistor. Comparing instantaneous current density and collector-emitter voltage with a static solution of the ionisation integral under high current density conditions allows prediction of second breakdown under reverse base drive with inductive load. Computer results are compared with measured data.

Published in:

IEE Proceedings I - Solid-State and Electron Devices  (Volume:135 ,  Issue: 1 )