By Topic

A low cost and low power silicon npn bipolar process with NMOS transistors (ADRF) for RF and microwave applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)
K. O ; Dept. of Electr. Eng., Florida Univ., Gainesville, FL, USA ; P. Garone ; C. Tsai ; G. Dawe
more authors

A silicon bipolar process for RF and microwave applications, which features 25-GHz double-polysilicon self-aligned npn bipolar transistors with 5.5-V BVCEO, optional 0.7-μm (Leff) NMOS transistors with p+ polysilicon gates for switch applications, lateral pnp transistors, high and low valued resistors, p+ polysilicon-to-n+ plug capacitors, and inductors is described. The npn transistors utilize nitride-oxide composite spacers formed using sacrificial TEOS spacers, a process which is simpler than the previously reported composite spacer processes. Use of the composite spacer structure virtually eliminates problems relating to the extrinsic-intrinsic base link-up and reduces plasma induced damage associated with the conventional spacer process. Microwave and RF capabilities of the process up to several GHz are demonstrated by fabricating and characterizing RF amplifiers, low noise amplifiers, and RF switches.

Published in:

IEEE Transactions on Electron Devices  (Volume:42 ,  Issue: 10 )