By Topic

Distortion in CMOS operational amplifier circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Bingxin Wu ; Ministry of Posts and Telecommunications, Semiconductor Research Institute, Beijing, China ; J. Mavor

The paper presents a nonlinear distortion analysis of three basic CMOS inverter circuits, namely PMOS load, constant-current source load and push-pull inverter, and compares their performance experimentally. The analysis is based on a small-signal MOSFET model including the channel-length modulation effect. The theoretical predictions are compared with measurements made on inverters, and incorporated in an operational amplifier, fabricated in an n-well CMOS polysilicon-gate 6 ¿m technology. The results confirm that the distortion depends on the signal level, quiescent bias, channel-length modulation effect, device geometries and processing parameters. The push-pull inverter has higher gain and lower distortion than the other output circuits. Only third-harmonic distortion exists in the operational amplifier using the push-pull inverter as its output stage.

Published in:

IEE Proceedings I - Solid-State and Electron Devices  (Volume:131 ,  Issue: 4 )