By Topic

1.5V 0.5mW 2MSPS 10B DAC with rail-to-rail output in 0.13μm CMOS technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Fuding Ge ; Intel Corp., Chandler, AZ ; Trivedi, M. ; Thomas, B. ; Jiang, W.
more authors

This paper presents the design and measurement results of a low power high linear digital-to-analog converter in 0.13 mum CMOS. It is powered by a single 1.5 V power supply offering rail-to-rail output capability. The DAC circuit is based on segmented resistor strings to scale the bandgap voltage references. The design of the advanced class-AB amplifier with rail-to-rail input/output for analog output buffering is given in details. Techniques to improve resistor string matching performance to 10-bit resolution are discussed. An effective output de-glitching circuitry is presented. The DAC can operate at 2.0 MSPS with power consumption of 0.5 mW.

Published in:

SOC Conference, 2008 IEEE International

Date of Conference:

17-20 Sept. 2008