Referenced Items are not available for this document.
A new domain-specific reconfigurable sub-pixel interpolation architecture for multi-standard video motion estimation (ME) is presented. The mixed use of parallel and serial-input FIR filters achieves high throughput rate and efficient silicon utilisation. Flexibility has been achieved by using a multiplexed reconfigurable data-path controlled by a selection signal. Silicon design studies show that this can be implemented using 34.8 K gates with area and performance that compares very favourably with existing fixed solutions based solely on the H.264 standard.
Published in:
SOC Conference, 2008 IEEE International
Date of Conference: 17-20 Sept. 2008
- Page(s):
- 229 - 232
- E-ISBN :
- 978-1-4244-2597-6
- Print ISBN:
- 978-1-4244-2596-9
- INSPEC Accession Number:
- 10367185
- Conference Location :
- Newport Beach, CA
- Digital Object Identifier :
- 10.1109/SOCC.2008.4641517
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
