Close category search window
 

A multi-standard micro-programmable deblocking filter architecture and its application to VC-1 video decoder

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Citro, R. ; Intel Corp., Chandler, AZ ; Guerrero, M. ; Jae-Beom Lee ; Pantoja, M.

In order to overcome the loss in blocking artifacts due to block-based prediction, transformation, and quantization, a de-blocking filtering method is necessary to maximize coding performance and consequently improve image quality. This paper describes a programmable VC-1 de-blocking filter architecture with capabilities to support different standards. The architecture has been modeled, simulated and implemented in RTL. Results show a threefold performance improvement as compared to solutions where filtering algorithms are otherwise not hardwired. Results also point to parallelism based on existing data flow and show that real-time requirements can be met.

Published in:
SOC Conference, 2008 IEEE International

Date of Conference: 17-20 Sept. 2008

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.