By Topic

A Digital Real Time Image Demosaicking Implementation for High Definition Video Cameras

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Jair Garcia-Lamont ; Inst. de Cienc. Basicas e Ing., Univ. Autonoma del Estado de Hidalgo, Pachuca ; Miguel Aleman-Arce ; Julio Waissman-Vilanova

This paper describes a digital real time image demosacking implementation for high definition video cameras. It comprises one buffer for three pixel rows and one interpolator based on bilinear interpolation. It has been implemented with HDL-Verilog and mapped onto Virtex-4 XC4VLX25 from Xilinx; for a clock frequency of 150 MHZ, its throughput is 72 frames per second. This implementation may be used as an intellectual property for FPGA's or SoC.

Published in:

Electronics, Robotics and Automotive Mechanics Conference, 2008. CERMA '08

Date of Conference:

Sept. 30 2008-Oct. 3 2008